

18th International Conference on Formal Engineering Methods

ICFEM 2016 Final Program

14 ~ 18 November 2016

Welcome to ICFEM 2016

Conference venue

TKP Ichigaya Conference Center (Tokyo, Japan)

Address: 8 Banchi, Ichigayahachimanchō, Shinjuku-ku, Tokyo, 162-0844, Japan.

Tel: +81-3-5227-6911

Summary

The ICFEM 2016 program provides three satellite workshops, one tutorial, three keynote talks, one panel discussion, and twenty-seven paper presentations in eight technical sessions. The three workshops are FMMDD 2016, FTSCS 2016, and SOFL+MSVL 2016. FMMDD concentrates on the issues of how to develop trustworthy software-intensive systems using formal methods. FTSCS is concerned with how safety-critical systems can be rigorously developed using formal methods. SOFL+MSVL focuses on all of the development and verification techniques in relation to the practical formal engineering method SOFL or MSVL, or other similar style formal methods. The tutorial introduces the foundations and techniques of CafeOBJ/ProofScores by using elementary examples of natural numbers, sequences, sets and a simple mutual exclusion protocol. The eight technical sessions of the main conference are *Testing/Symbolic Execution*, *Hybrid/Service-Based Systems*, *Security*, *Formal Verification*, *Concurrency/Distributed Systems*, *Model Checking*, *Real-Time Systems*, and *Formal Analysis*.

Co-sponsorships

- The Telecommunications Advancement Foundation (TAF)
- The Murata Science Foundation
- Kayamori Foundation of Informational Science Advancement

In cooperation with

- ◇ Hosei University
- ◇ The Institute of Electronics, Information and Communication Engineers (IEICE)
- ◇ Japan Society for Software Science and Technology (JSSST)

Monday, 14 November 2016	
09:00 ~ 10:00	Registration (4 th Floor, Conference Room 4A)
FMMDD Workshop (4 th Floor, Conference Room 4A)	
10:00 ~ 10:05	Introduction from the Chairs
10:05 ~ 11:05	Invited talk 1 <i>Stupid Tool Tricks for Smart Model Based Design</i> Mark Lawford.
11:05 ~ 11:20	Coffee break
11:20 ~ 12:50	Technical talks <i>ProRef: An Automatic Authentication Protocol Refinement Tool for Extracting Formal Models</i> Quanqi Ye, Guangdong Bai, Naipeng Dong and Jin Song Dong. <i>Modeling Requirements for Quantitative Consistency Analysis and Automatic Test Case Generation</i> Tom Bienmüller, Tino Teige, Andreas Eggers and Matthias Stasch <i>Tool Support for Model-Based Database Design with Event-B</i> Ahmed Al-Brashdi, Michael Butler, Abdolbaghi Rezazadeh and Colin Snook
12:50 ~ 13:50	Lunch
13:50 ~ 14:50	Invited talk 2 <i>Assured and Correct Dynamic Update of Controllers</i> Kenji Tei
14:50 ~ 15:50	Technical talks <i>PAndA²: Analyzing Permission Use and Interplay in Android Apps (Tool Paper)</i> Manuel Toews, Marie-Christine Jakobs and Felix Pauck. <i>A Formal Approach to Use Case Driven Testing</i> Rajiv Murali, Andrew Ireland and Gudmund Grov
15:50 ~ 16:20	Coffee break
16:20 ~ 16:50	Invited industrial presentation <i>A trial application of B method for an embedded device by constructing B model via UM</i> Daichi Mizuguchi.
16:50 ~ 17:40	Technical talk <i>Safety Kernel for Control Systems Design</i> Alexei Iliasov
17:40 ~ 17:50	Closing

FTSCS Workshop (3 rd Floor, Conference Room 3D)	
10:00 ~ 10:10	Opening
10:10 ~ 11:00	<p>Specification and verification <i>Specification and Verification of Synchronization with Condition Variables</i> Pedro Gomes, Dilian Gurov and Marieke Huisman</p> <p><i>An interval logic for stream-processing functions: A convolution-based construction</i> Brijesh Dongol</p>
11:00 ~ 11:30	Coffee break
11:30 ~ 12:20	<p>Automotive and railway systems <i>Automating Time Series Safety Analysis for Automotive Control Systems in STPA using Weighted Partial Max-SMT</i> Shuichi Sato, Shogo Hattori, Hiroyuki Seki, Yutaka Inamori and Shoji Yuen</p> <p><i>Uniform Modeling of Railway Operations</i> Eduard Kamburjan and Reiner Hähnle</p>
12:20 ~ 13:30	Lunch
13:30 ~ 15:20	<p>Invited talk + Security, Internet of things <i>On Two Higher-Order Extensions of Model Checking</i> Invited talk: Naoki Kobayashi</p> <p><i>Formal Verification of Gate-Level Multiple Side Channel Parameters to detect Hardware Trojans</i> Imran Abbasi, Faiq Khalid Lodhi, Awais Kamboh and Osman Hasan</p> <p><i>Formal Probabilistic Analysis of a WSN-based Monitoring Framework for IoT Applications</i> Maissa Elleuch, Osman Hasan, Sofiene Tahar and Mohamed Abid</p>
15:20 ~ 15:50	Coffee break
15:50 ~ 17:05	<p>Cyber-physical systems and parameterized verification <i>Shared-Variable Concurrency, Continuous Behaviour and Healthiness for Critical Cyberphysical Systems</i> Richard Banach and Huibiao Zhu</p> <p><i>Applying parametric model-checking techniques for reusing real-time critical systems</i> Baptiste Parquier, Laurent Rioux, Rafik Henia, Romain Soulat, Olivier Roux, Didier Lime and Étienne André</p> <p>Parameterised Verification of Stabilisation Properties via Conditional Spotlight Abstraction Nils Timm and Stefan Gruner</p>
17:05 ~ 17:20	Closing

Tuesday, 15 November 2016	
09:00 ~ 10:00	Registration (4 th Floor, Conference Room 4A)
SOFL+MSVL Workshop (3 rd Floor, Conference Room 3D)	
10:00 ~ 10:10	Opening
10:10 ~ 11:00	Invited talk (Chair: Zhenhua Duan) <i>A CEGAR based Approach to Verifying Web Application</i> Haikou Miao
11:00 ~ 11:30	Coffee break
11:30 ~ 12:30	Session 1 (Chair: Huaikou Miao) <i>Formal Development of Linear Structure Reusable Components in PAR Platform</i> Qimin Hu, Jinyun Xue and Zhen You <i>The Implementation of MSVL Proof System in Coq</i> Lin Qian, Zhenhua Duan and Nan Zhang <i>Orchestration Combinators in Apla+ Language</i> Zhen You and Jinyun Xue
12:30 ~ 13:30	Lunch
13:30 ~ 15:30	Session 2 (Chair: Jinyun Xue) <i>Runtime Verification Monitor Construction for Three-valued PPTL</i> Xiaobing Wang, Dongmiao Liu, Zhenhua Duan and Liang Zhao <i>Model Checking of a Mobile Robots Perpetual Exploration Algorithm</i> Ha Thi Thu Doan, François Bonnet and Kazuhiro Ogata <i>A Case Study of a GUI-Aided Approach to Constructing Formal Specifications</i> Fumiko Nagoya and Shaoying Liu <i>On Termination and Boundedness of Nested Updatable Timed Automata with One Updatable Clock</i> Yuwei Wang and Guoqiang Li <i>SMT-based Bounded Model Checking for Cooperative Software with a Deterministic Scheduler</i> Haitao Zhang and Yonggang Lu <i>An Automated Solving Procedure for String Function Constraints</i> Xuzhou Zhang, Ying Xing, Yunzhan Gong, Yawen Wang, Rongyu Liang and Honghui Li.
15:30 ~ 15:55	Coffee break
15:55 ~ 17:55	Session 3 (Chair: Xiaobing Wang) <i>Instant-based & State-based Analysis of Infinite Logical Clock</i> Qingguo Xu, Robert De Simone and Julien Deantoni. <i>Applying SOFL to a Railway Interlocking System in Industry</i> Juan Luo, Shaoying Liu, Yanqin Wang and Tingliang Zhou

	<p><i>A Visual Modeling Language for MSVL</i> Xinfeng Shu, Chao Li, and Chang Liu</p> <p><i>E-SSL: An SSL Security-Enhanced Method for Bypassing MITM Attacks in Mobile Internet</i> Ren Zhao, Xiaohong Li, Guangquan Xu, Zhiyong Feng and Jianye Hao</p> <p><i>Automated safety analysis on scenario-based requirements for train control system</i> Xi Wang</p> <p><i>Reliability Testing Data Generation: A Weighted Parameter and Combination Method</i> Dalin Zhang, Yunzhan Gong, Jianwei Sui and Haitao Zhang</p>
17:55 ~ 18:00	Closing

CafeOBJ Tutorial (4th Floor, Conference Room 4A)

Lecturers: Kokichi Futatsugi and Kazuhiro Ogata, JAIST

Overview: CafeOBJ is one of the most advanced algebraic formal specification language systems with a rewriting/reduction engine that can be used for interactive verification. Proof scores are scripts for verification and provide versatile ways to prove properties of specifications. The tutorial gives foundations and techniques of CafeOBJ/ProofScores by using elementary examples of natural numbers, sequences, sets and a simple mutual exclusion protocol.

10:00 ~ 11:00	Proof Scores on Peano Style Natural Numbers
11:00 ~ 11:15	Coffee break
11:15 ~ 12:15	Modeling, Specification, and Simulation of Mutual Exclusion Protocol QLOCK
12:15 ~ 14:00	Lunch
14:00 ~ 15:00	Proof Score Development for QLOCK with Specification Calculus
15:00 ~ 15:30	Coffee break
15:30 ~ 16:30	Formal Verification of Observational Transition Systems with Proof Scores
16:40 ~ 17:40	Formal Verification of Observational Transition Systems with CafeOBJ CITP

Wednesday, 16 November 2016	
08:30 ~ 09:00	Registration (8 th Floor, Banquet Room C)
09:00 ~ 09:15	Main Conference Opening (8 th Floor, Banquet Room B)
09:15 ~ 10:15	Keynote speech (Chair: Shaoying Liu) <i>Combinatorial Testing and Its Applications</i> W. Eric Wong
10:15 ~ 10:45	Coffee break
10:45 ~ 12:15	Testing/Symbolic Execution (Chair: Sungdeok Cha) <i>Automated Requirements Validation for ATP Software via Specification Review and Testing</i> Weikai Miao, Geguang Pu, Yinbo Yao, Ting Su, Danzhu Bao and Yang Liu <i>Automatic Instance Generation for Validating Alloy Models</i> Takaya Saeki, Fuyuki Ishikawa and Shinichi Honiden <i>A General Lattice Model for Merging Symbolic Execution Branches</i> Dominic Scheurer, Reiner Hähnle and Richard Bubel
12:15 ~ 14:00	Lunch
14:00 ~ 16:00	Hybrid/Service-Based Systems (Chair: Elena Troubitsyna) <i>A Case Study of Formal Approach to Dynamically Reconfigurable Systems by Using Dynamic Linear Hybrid Automata</i> Ryo Yanase, Tatsunori Sakai, Makoto Sakai and Satoshi Yamane <i>Modelling Hybrid Systems in Event-B and Hybrid Event-B: A Comparison of Water Tanks</i> Richard Banach and Michael Butler <i>A System Substitution Mechanism for Hybrid Systems in Event-B</i> Guillaume Babin, Yamine Ait Ameer, Neeraj Kumar Singh and Marc Pantel <i>Service Adaptation with Probabilistic Partial Models</i> Manman Chen, Tian Huat Tan, Jun Sun, Jingyi Wang, Yang Liu, Jing Sun and Jin Song Dong
16:00 ~ 16:30	Coffee break
16:30 ~ 18:00	Security (Chair: Fatiha Zaidi) <i>A Formal Approach to Identifying Security Vulnerabilities in Telecommunication Networks</i> Linas Laibinis, Elena Troubitsyna, Inna Pereverzeva, Ian Oliver and Silke Holtmanns <i>Multi-Threaded On-the-fly Model Generation of Malware with Hash Compaction</i> Minh Hải Nguyễn, Quan Thanh Tho and Le Duc Anh <i>CPDY: Extending the Dolev-Yao Attacker with Physical-Layer Interactions</i> Marco Rocchetto and Nils Ole Tippenhauer

Thursday, 17 November 2016

9:00 ~ 10:00	<p>Keynote speech (Chair: Mark Lawford) (8th Floor, Banquet Room B) <i>A (Proto) Logical Basis for the Notion of a Structured Argument in a Safety Case</i> Tom Maibaum</p>
10:00 ~ 10:30	<p>Coffee break</p>
10:30 ~ 12:30	<p>Formal Verification (Chair: Toshiaki Aoki) <i>Towards the formal verification of data-intensive applications through metric temporal logic</i> Francesco Marconi, Marcello M. Bersani, Madalina Erascu and Matteo Rossi</p> <p><i>Proving Event-B models with reusable generic lemmas</i> Alexei Iliasov, Alexander Romanovsky and Paulius Stankaitis</p> <p><i>Formal Availability Analysis using Theorem Proving</i> Waqar Ahmed and Osman Hasan</p> <p><i>Formal Verification of the rank Algorithm for Succinct Data Structures</i> Akira Tanaka, Reynald Affeldt and Jacques Garrigue</p>
12:30 ~ 14:00	<p>Lunch</p>
14:00 ~ 16:00	<p>Concurrency/Distributed Systems (Chair: Jin Song Dong) <i>Contextual trace refinement for concurrent objects: Safety and progress</i> Brijesh Dongol and Lindsay Groves</p> <p><i>Local Livelock Analysis of Component-Based Models</i> Madiel Conserva Filho, Marcel Vinicius Medeiros Oliveira, Augusto Sampaio and Ana Cavalcanti</p> <p><i>Session-Based Compositional Analysis for Actor-Based Languages Using Futures</i> Tzu-Chun Chen, Crystal Chang Din and Eduard Kamburjan</p> <p><i>An Event-B development process for the distributed BIP framework</i> Badr Siala, Tahar Bhiri, Jean-Paul Bodeveix and Mamoun Filali-Amine</p>
16:00 ~ 16:20	<p>Coffee break</p>
16:20 ~ 17:20	<p>Panel Discussion (Chair: Shaoying Liu) <i>How can formal methods become effective and acceptable “medicine” for software engineering “diseases”?</i> Panellists: Kokichi Futatsugi, Tom Maibaum, Jin Song Dong, Sungdeok Cha</p>
17:30 ~ 21:30	<p>Banquet (Symphony Tokyo Bay Dinner Cruise)</p>

Friday, 18 November 2016	
9:00 ~ 10:00	Keynote speech (Chair: Kazuhiro Ogata) (8th Floor, Banquet Room B) <i>Promotion of Formal Approaches in Japanese Software Industry and a Best Practice of FeliCa's Case</i> Keijiro Araki
10:00 ~ 10:30	Coffee break
10:30 ~ 12:30	Model Checking (Chair: Cong Tian) <i>Partial Order Reduction for State/Event Systems</i> Shuanglong Kan <i>Concolic Unbounded-Thread Reachability via Loop Summaries</i> Peizun Liu and Thomas Wahl <i>Making Use of Simulation Techniques in Verifying Timed System</i> Truong Khanh Nguyen, Tian Huat Tan, Jun Sun, Jiaying Li, Yang Liu, Manman Chen and Jin Song Dong <i>Model Checking Real-Time Properties on the Functional Layer of Autonomous Robots</i> Mohammed Foughali, Bernard Berthomieu, Silvano Dal Zilio, Félix Ingrand and Anthony Mallet
12:30 ~ 14:00	Lunch
14:00 ~ 15:30	Real-Time Systems (Chair: Richard Banach) <i>Decision Problems for Parametric Timed Automata</i> Étienne André, Didier Lime and Olivier H. Roux <i>Verifying Nested Lock Priority Inheritance in RTEMS with Java Pathfinder</i> Saurabh Gadia, Cyrille Valentin Artho and Gedare Bloom <i>An SMT-based Approach to the Formal Analysis of MARTE/CCSL</i> Min Zhang, Frederic Mallet and Huibiao Zhu
15:30 ~ 16:00	Coffee break
16:00 ~ 17:00	Formal Analysis (Chair: Shin Nakajima) <i>Checking SysML Models for Co-Simulation</i> Nuno Amalio, Richard Payne, Ana Cavalcanti and Jim Woodcock <i>A CEGAR Scheme for Information Flow Analysis</i> Manuel Toews and Heike Wehrheim
17:00 ~ 17:15	Closing